|
5EE6.3 INTRODUCTION TO VLSI |
|
Unit-1 |
|
Introduction to MOS Technology: |
|
Basic MOS transistors, Enhancement Mode transistor |
|
action, Depletion Mode transistor action, NMOS and CMOS fabrication. |
|
Unit-2 |
|
Basic Electrical Properties of MOS Circuits: |
|
I |
|
versus V |
|
relationship, Aspects of |
|
ds |
|
ds |
|
threshold voltage, Transistor Transconductance g |
|
. The nMOS inverter, Pull up to Pull-down |
|
m |
|
ratio for a NMOS Inverter and CMOS Inverter (B |
|
/B |
), MOS transistor circuit Model, Noise
|
Unit-3 |
|
CMOS Logic Circuits: |
|
The inverter, Combinational Logic, NAND Gate NOR gate, |
|
Compound Gates, 2 input CMOS Multiplexer, Memory latches and registers, Transmission |
|
Gate, Gate delays, CMOS-Gate Transistor sizing, Power dissipation. |
|
Unit-4 |
|
Basic Physical Design of Simple Gates and Layout Issues: |
|
Layout issues for inverter, |
|
Layout for NAND and NOR Gates, Complex Logic gates Layout, Layout optimization for |
|
performance. |
|
Unit-5 Introduction to VHDL, Verilog & other design tools. VHDL Code for simple Logic gates, flip- |
flops, shift-registers, Counters, Multiplexers, adders and subtractors